Dwarkesh tours Intel's leading-edge fab: global tool stock only allows 2x wafer capacity
BenBajarin · x · 2026-10-23
Dwarkesh Patel spent two days inside Intel's most advanced fab and interviews its technical leadership, with animated explainers on gate-all-around transistors, backside power, CFET, and hybrid bonding. Key figure: AI compute has grown 3x/year for a decade, but per Intel's CTO, today's global stock of chipmaking tools would only allow doubling leading-edge wafer output — underscoring the gap between AI demand shock and fab expansion. Ben Bajarin notes this validates his long-held Intel thesis.
More from Infra
- Engineer reverse-engineers projector TV's 10s wake lag to a cold-booting Linux board — banteg · 2026-10-23
- Ollama CEO says enterprise AI is having its PC moment on This Week in AI — ollama · 2026-10-23
- Modal open-sources Spindle, a Tinker-compatible training server that charges GPU time instead of tokens — josh_wills · 2026-10-23
- Aleph Alpha documents RL sandbox infrastructure lessons: stalled GPUs, full disks, crash-as-wrong-answer bugs — _ScottCondron · 2026-10-23
- Treat proprietary silicon as strategic lock-in, architect warns — DavidLinthicum · 2026-10-23
- Napkin math: how $100M spent on Harvey inflates to $10B in asset value across the AI stack — davidyin44 · 2026-10-23