Intel engineers spotted testing chiplets and packages on wafer-level tester
jwt0625 · x · 2026-09-12
A post sharing footage of Intel engineers testing chiplets and packages on a wafer-level tester, offering a rare look at advanced packaging validation work.
More from Infra
- Intel's silicon photonics couplers hit 1-1.5 dB IL, with visible epoxy delamination flaws — jwt0625 · 2026-09-12
- CPO paper criticized for vague DLW-to-PIC coupling description: 'such as TCB' — jwt0625 · 2026-09-12
- During AWS outage, one engineer kept enterprise services up with just 22 min downtime — generativist · 2026-09-12
- US hosts 43% of global datacenter power use; China just 13%, report finds — TMWNN · 2026-09-12
- Intel engineers show wafer-level chiplet testing for co-packaged optics paper — jwt0625 · 2026-09-12
- Ex-Googler speculates Apple could build a next-token predictor native to Apple Silicon — yaroslavvb · 2026-09-12