Micron DRAM hits 22 nodes in 31 years, >400x more bits per wafer since 1995
BenBajarin · x · 2026-10-21
Ben Bajarin shared a Micron slide on DRAM scaling, quipping that memory node shrinks "can't stop, won't stop."
Key data points:
- Micron's DRAM roadmap spans 22 nodes from 350nm in 1995 to 1γ planned for 2026, passing through 1X/1Y/1Z nm and 1α/1β generations.
- Bits per DRAM wafer have increased more than 400x since 1995.
- At 1γ dimensions, over 1,500 capacitors fit across the width of a 50μm human hair.
A useful background datapoint for AI-era memory supply and HBM cost trends.
Related event: Micron roadmap skips 4F2 for 3D DRAM as planar scaling hits atomic limits(4 posts)→
More from Infra
- Micron AI memory roadmap: bandwidth moves onto the die, HBM supply tight from 2029 — BenBajarin · 2026-10-22
- Qualcomm's non-phone revenue seen growing 60% next year, driven by auto and embedded — pdamodaran · 2026-10-22
- After PHP advisories, a WebAssembly runtime vendor lays out its security validation plan — MickeySteamboat · 2026-10-22
- Hugging Face: Specializing an SLM's vocabulary can cut inference cost by 77% — Hugging Face Blog · 2026-10-22
- Ollama Runs Open Models on NVIDIA Blackwell via Crusoe, Live in Two Weeks — ollama · 2026-10-22
- CUDA's moat quietly eroding as Codex can rewrite kernels for AMD, investor notes — paigeinsf · 2026-10-22