RISC-V crypto accelerator SoC gets full place-and-route done with ~$2,000 of LLM tokens
IgorCarron · x · 2026-10-14
The Muse project completed full place and route in OpenROAD for a RISC-V-based crypto accelerator SoC and generated final GDS. The accelerator includes SHA-256/512, Keccak, Ed25519, and secp256k1 field arithmetic, closing on nangate45 with 61,590 cells, 100 MHz (+4.5 ns slack), 20 mW, and zero DRC/electrical violations.
The GDS is public in the repo's releases, and the host RISC-V core passed the full scalar compliance sweep (ACT suites + 1.5M Berkeley TestFloat vectors). The whole effort took 100M output tokens — roughly $2,000 of LLM work — showing AI-assisted chip backend flow is now affordable to individuals. Vector instructions are next.
More from Infra
- RouterPlus pools demand so small teams get bulk-rate LLM inference pricing — rohanpaul_ai · 2026-10-14
- llama.cpp ships inside Google's Android AICore powering Gemini Nano — ggerganov · 2026-10-14
- FLAT brings open-source linear attention training kernels to TPUs, up to 3x faster — SonglinYang4 · 2026-10-14
- Artist built a 300-clip immersive exhibition with MiniMax H3, benchmarks GPU render times — komarco · 2026-10-14
- Nvidia reportedly to announce $28B AI investment in Europe this week — rchardkovacs · 2026-10-14
- SK Hynix has struggled with HBM4 back-end issues for over a year, Samsung tipped to lead HBM market next year — zephyr_z9 · 2026-10-14