Geekerwan teardown reveals Huawei Kirin 9050 Pro's dual-die LogicFolding architecture
teortaxesTex · x · 2026-10-05
Geekerwan published the first part of its Kirin 9050 Pro teardown, cutting open Huawei's chip to reveal its distinctive dual-layer stacked LogicFolding architecture.
Without leading-edge process nodes, Huawei redesigned internal routing and layout to gain performance and efficiency, explaining previously puzzling results. The reposter notes: if accurate, these are impressive efficiency numbers for a 7nm LogicFolding chip.
Related event: Kirin 9050 Pro tested: efficiency rivals 3nm flagships(2 posts)→
More from Infra
- UBS projects AI rack capacity to 4x to 104.5 GW by 2030, with ASICs taking ~43% share — AccBalanced · 2026-10-05
- Sovereign compute isn't about owning hardware: the real test is whether you can break dependencies — AccBalanced · 2026-10-05
- Kirin 9050 Pro efficiency tested: matches 3nm flagships despite 7nm process — teortaxesTex · 2026-10-05
- Modern AI data centers with GB200/300 chips cost an estimated $57.2M per MW — AccBalanced · 2026-10-05
- GTR: Softmax-Free Recurrent Vision Backbone Hits 58.9 COCO AP at 1.9ms on RTX 4090 — Intellindust · 2026-10-05
- A 1 GW fusion reactor could breed ~2 tonnes of gold a year from mercury, half its revenue — anselm · 2026-10-05