Jeff Dean: RL-driven chip design loops could compress 2-year design cycles to 3 months
haider1 · x · 2026-09-19
Jeff Dean says that if chip design loops are sped up enough for RL to search them, the entire design cycle can be compressed — 10 people in 3 months instead of 150 people and 2 years. That implies more specialized hardware and shorter compute bets, shrinking from 2-6 years down to 6 months-4 years.
More from Infra
- NEURA launches Neuron AI, but Europe's Physical AI test is whether the stack matures together — ingliguori · 2026-11-04
- S3-based databases cache in memory and NVMe, making disk vs S3 latency gap smaller than expected — mgill25 · 2026-11-04
- gpu-unlock project claims up to 2x FP16 tensor throughput for RTX 20/30/40 cards — paranoidray · 2026-11-04
- These 10 GPU optimization papers are why your model runs fast today — NandoDF · 2026-11-04
- One prompt to audit cross-region traffic: dev cut trans-Atlantic latency by moving a service — DanielLockyer · 2026-11-04
- SurrealDB 4 launches as multi-model ACID database for the agentic era — Scobleizer · 2026-11-04