Huawei Chief Scientist Details Logic Folding Cooling: Density Near TSMC N3E Level
teortaxesTex · x · 2026-09-06
Huawei's chief scientist disclosed how Logic Folding got cooler rather than hotter: transistor density equivalent to a 175 nm cell height with a 48 nm gate pitch, essentially TSMC N3E level. The poster jokes the paper may be AI-written but acknowledges the information is interesting, noting Huawei's squeeze came earlier and harder.
Related event: Huawei Details Logic Folding: Density on Par with TSMC N3E(2 posts)→
More from Infra
- SurfSense: an open-source local NotebookLM with MCP agents and a prompt-caching lesson — FurtiveMirth · 2026-10-23
- Meta researcher: horrifying infra, not talent, is why OSS can't catch closed frontier — A_K_Nain · 2026-10-23
- Jane Street and NVIDIA speed up Mamba-2 with custom cuTile kernels — blelbach · 2026-10-23
- LatentLoop: asymmetric compute allocation cuts looped-MoE training cost by 19% — pmttyji · 2026-10-23
- Same AI request emits 8.5x more CO2 in Texas than in Sweden — jlundberg · 2026-10-23
- SK Hynix Pulls Plug on Solidigm US IPO as Chip Stocks Slide, Shares Down ~30% This Quarter — rohanpaul_ai · 2026-10-23