Huawei Chief Scientist Details Logic Folding Cooling: Density Near TSMC N3E Level
teortaxesTex · x · 2026-09-06
Huawei's chief scientist disclosed how Logic Folding got cooler rather than hotter: transistor density equivalent to a 175 nm cell height with a 48 nm gate pitch, essentially TSMC N3E level. The poster jokes the paper may be AI-written but acknowledges the information is interesting, noting Huawei's squeeze came earlier and harder.
Related event: Huawei Details Logic Folding: Density on Par with TSMC N3E(2 posts)→
More from Infra
- T-Glass shortage worsens: Kinsus losing 10-15% of monthly ABF revenue, 25% capacity expansion planned for 2027 — zephyr_z9 · 2026-09-06
- Bump-less 3D stacking goes practical: Intel Diamond Rapids first, AMD Zen rumored next — bookwormengr · 2026-09-06
- Self-hosting AI: what rigs do local LLM runners actually use? — Fun_Kangaroo512 · 2026-09-06
- Reddit debate: is compute the real hurdle to automating all cognitive labour? — Vivid-Flamingo-644 · 2026-09-06
- 200 tok/s on 8GB VRAM: dev benchmarks 6 small models for local AI — TheMoonMidas · 2026-09-06
- Reddit debate: is compute the real hurdle to automating all cognitive labour? — Vivid-Flamingo-644 · 2026-09-06