If AI kills compilers, EDA dies too: formal verification for AI-generated silicon
satnam6502 · x · 2026-08-17
Building on Musk's claim that AI will end compilers, the author argues the SystemVerilog EDA flow would die alongside: formal specs compiled straight to gates. That world demands formal verification of AI-generated silicon, down to analogue VLSI behaviour — and Lean 4 + Mathlib is where he'd start.
More from AGI Musings
- Always Be Commoditizing: The Norm in Tech Competition — docmilanfar · 2026-08-17
- Workers' income drops only 5% after occupation shrinks 25% — paulnovosad · 2026-08-17
- AI lacks survival instincts and emotions; fear stems from human ignorance — davidpattersonx · 2026-08-17
- Economist slams AI-written papers: Formulas are all wrong — joshgans · 2026-08-17
- AI Output Is Cheap, Verification Is Not: The Hidden Costs — DrKavner · 2026-08-17
- Speculation: OpenAI's Astra as an Expensive Orchestrator Model — Angaisb_ · 2026-08-17