Why “2nm” chips are a marketing label, not a literal transistor size
JosephJacks_ · x · 2026-08-04
A detailed post explains why so-called 2-nanometer transistors are not literally 2 nm in size.
It argues that the “2nm” label is a marketing and generation name, not a physical dimension. An N2-class device still has features such as a roughly 14 nm gate, 48 nm contacted-gate pitch, 22 nm metal pitch, and a footprint of about 1,000–1,200 nm².
The post also notes that a literal 2 nm silicon gate would be far too small to fit the gate stack, spacers, contacts, and source/drain regions, and electrons would tunnel directly from source to drain, ruining the off state.
More from Infra
- China’s AI chip shipments seen rising from 3.8M to 12.9M by 2028 — teortaxesTex · 2026-08-04
- Long-context voice agents ditch turn detection with async compaction handoff — juberti · 2026-08-04
- MiniMax H3 lands day-one local serving on 2× RTX 5090s or 1× RTX Pro 6000 — yvbbrjdr · 2026-08-04
- MiniMax H3 video generation on ComfyUI needs 14–15 GB VRAM and over an hour at 1280×704 — ayakitodev · 2026-08-04
- Atomic releases 14 DeepSeek-V4-Flash GGUF quants, recommends AD-IQ2_M for 128GB rigs — testingcatalog · 2026-08-04
- Quoted post sees a two-year melt-up coming for neoclouds — abhiadesai · 2026-08-04