UB-Mesh routes NPU ports across rack, pod and superpod links
bookwormengr · x · 2026-07-22
This follow-up adds more of the paper’s architecture details for Huawei’s UB-Mesh training network.
- Ports are split across different mesh dimensions, so a chip can use links for intra-rack, inter-rack, and pod-level connectivity at the same time.
- The author contrasts this with Nvidia’s more fixed separation between NVLink and PCIe-based connectivity.
- The point is that a flat topology like CloudMatrix 384 or an Ascend 950 superpod needs many more switch chips and optical connectors, while UB-Mesh’s flexible port allocation can reduce that overhead.
More from Infra
- EdgeRock open-sourced: 72 MiB KV cache at 256K context, 99.1% smaller than Qwen3.5-4B — alifcoder · 2026-10-27
- EdgeRock-4B holds KV cache at 72 MiB across 256K context, 99.1% smaller than Qwen3.5-4B — alifcoder · 2026-10-27
- RTX 5080 price jumps from $1658 to $2318 in ten days on Amazon — Frizzy-MacDrizzle · 2026-10-27
- ComfyUI on 12GB VRAM: measured peaks show offloading turns 24s into 11 minutes — Impossible-Mail-4619 · 2026-10-27
- Neon rebuilds its docs search entirely on its own stack: Lakebase Search, Functions, AI Gateway — matei_zaharia · 2026-10-27
- PyTorch details 2.12x faster on-device streaming ASR on Arm SME2 via ExecuTorch — PyTorch · 2026-10-27