DRAM Capacity and Lithography Bottlenecks
teortaxesTex · x · 2026-07-14
The shared content notes that CXMT is building its DRAM fab in half the time of its competitors, claiming it takes only about 12 months to complete. Currently, the only obvious capacity bottleneck is lithography equipment. The author adds that the next thing to watch is what equipment ASML will supply to them. The cited article focuses on "how to break the memory supercycle," mentioning that the SK Group Chairman stated client demand for supply is 4x-5x, yet wafer supply may only grow by 2x by 2030.
More from Infra
- SF Compute founder: buying compute is 'an absolutely awful experience' right now — IgorCarron · 2026-09-11
- SmolVM open-sources persistent computer infrastructure for agents that outlive chat sessions — aniketmaurya · 2026-09-11
- PyTorch Day Korea 2026 launches first offline conf, CFP closes Sept 13 — PyTorch · 2026-09-11
- Local LLM server dilemma: 4x CMP-170HX (price up 53% in 20 days) vs Mac Studio M5 Ultra — rumboll · 2026-09-11
- llama.cpp lands Flash Attention tuning for RDNA4, big prefill gains on AMD — pmttyji · 2026-09-11
- Your p99 latency benchmark may be lying: a deep dive into coordinated omission — Franc0Fernand0 · 2026-09-11