Dennard Scaling Is Dead: Automated Chip Design Could Shrink Hardware Cycles
_shreya_s · x · 2026-11-12
A reading group recap on multi-silicon systems argues we're heading toward a world where software costs approach zero and hardware design cycles shrink dramatically. With Dennard scaling dead, transistors keep shrinking but chips keep getting hotter, making energy-efficiency gains hard under current computing paradigms. Automated chip design stacks would let engineers try unusual hardware architectures co-designed with unusual model architectures—especially critical in a power-bound world.
More from Infra
- Microsoft paper details Maia accelerator and software-defined dataflow for trillion-token-scale serving — thoefler · 2026-11-12
- LMSYS megakernel pushes decoding to 1,109 tok/s on 8× GB300, launches cut 1450→97 — ying11231 · 2026-11-12
- Dev builds all-rust AI OS LexiSuite, claims faster Qwen3 27B inference than Ubuntu — W61k3r · 2026-11-12
- OpenRouter's new routing algorithm cuts GLM 5.3 Flash TTFT 40% and price 17% — AccBalanced · 2026-11-12
- Dell and AMD claim 182 world records with 6th-gen EPYC servers — AccBalanced · 2026-11-12
- KubeCon keynote: computing is shifting from human speed to agent speed — HowDevelop · 2026-11-12