Morgan Stanley: AMD's Venice CPU may get full CoWoS-like packaging at ASE, later FOPLP at Powertech
zephyr_z9 · x · 2026-10-11
Morgan Stanley channel checks suggest AMD's Venice CPU could use full CoWoS-like packaging at ASE Group, with FOPLP adoption later at Powertech. The poster adds that FoCoS would be adopted at ASE and FOPLP stages — a notable datacenter packaging supply-chain signal.
More from Infra
- New GPU benchmark data: B300 hits 84% of theoretical, B200 only 77% — StasBekman · 2026-10-12
- Fractile AI CEO on why third-party chips survive the 5x efficiency race — Tom_Westgarth15 · 2026-10-12
- Dev cuts 50ms per layer in GPU+CPU hybrid local LLM inference with hot-expert mapping — HankYeomans · 2026-10-12
- Sentry CEO: startups gluing OTel onto ClickHouse will be the next o11y failures — zeeg · 2026-10-12
- AI networking DSP moats questioned: real differentiation lies with TSMC microrings and CPO — jwt0625 · 2026-10-12
- B200 benchmark: NVFP4 decodes up to ~8% faster than MXFP4 in low-batch LLM inference — StasBekman · 2026-10-11