Engineer argues HBM stacks dilute bandwidth to 20% of a single DRAM layer
knowrohit07 · x · 2026-09-25
An engineer makes a contrarian case that HBM is the wrong path: a single DRAM layer has 20 TB/cm² of internal bandwidth (derivable from refresh calculations), but stacking 20 layers dilutes average bandwidth to 4 TB/cm² — just 20% of one layer, slower than DDR5. He questions why SK Hynix and Samsung prioritize height over speed, suggesting cheaper memory could be intelligently placed around the stack instead. The quoted thread also covers why high-NA EUV may hit memory before logic, since DRAM's 1T1C cell is a simpler lithography problem than gate-all-around FETs.
Related event: Engineer Questions HBM Stacking: Bandwidth Diluted to 20% at 20 Layers(4 posts)→
More from Infra
- IEEE plenary talk: micro-optimizations across the full stack, from silicon to models — fooobar · 2026-09-25
- Dev builds local AI GTM workflow, argues the next platform entry point is hardware-bound — dotey · 2026-09-25
- US Faces Memory Chip Conundrum as AI-Critical Prices Skyrocket, WSJ Reports — pstAsiatech · 2026-09-25
- Qwen Flash Next IQ4_XS beats 27B FP8 on MMLU-Pro, GPQA and GSM8K in community eval — smallDeltaBigEffect · 2026-09-25
- High-BW TFLN Modulator Demo, but the Dual-Band Grating Coupler Steals the Show — jwt0625 · 2026-09-25
- Speculative decoding and the shift to inference as systems engineering — Arindam_1729 · 2026-09-25