Jeff Dean: RL-accelerated chip design could cut cycles from 150 people and 2 years to 10 in 3 months
haider1 · x · 2026-09-19
Jeff Dean says that if chip design loops are sped up enough for RL to search them, the entire design cycle can be compressed — 10 people in 3 months instead of 150 people and 2 years. That implies more specialized hardware and shorter compute bets, shrinking from 2-6 years to 6 months-4 years.
More from Infra
- SpaceX to make gas-turbine blades in-house as AI power crunch strains supply chain — AccBalanced · 2026-09-19
- Running the 27B Bansai local model on just 5GB of RAM — hands-on test begins — draginol · 2026-09-19
- Inco Splash hits 144 tok/s running Qwen3.8-27B on an M5 Max, 3x faster than Ollama — TheMoonMidas · 2026-09-19
- Looped transformers study: 7.4B growth model matches GPT-3 13B with 20x less compute — burny_tech · 2026-09-19
- Home-labbing 7 GPUs for OCR loses to Google API once cooling and power are counted — RexDouglass · 2026-09-19
- First vLLM Conference Draws Standing-Room Crowds; Session Recordings Released — vllm_project · 2026-09-19