2 engineers + AI designed a working LLM chip in 2 weeks, no human in the loop
新智元 · wechat · 2026-09-01
ArchitectLabs' Redwood paper describes an AI accelerator designed, verified and deployed in just 2 weeks: 2 engineers wrote only a natural-language spec, and AI generated the full RTL, verification suite and firmware with zero human intervention. The chip runs open LLMs on an AMD Xilinx Versal FPGA, with estimated energy efficiency 3.4x Nvidia's Jetson; spec changes take just 48 hours to regenerate, and peak throughput hit 115 hardware changes a day with 0 bugs in first delivery. Notably, the AI running on Redwood v1 is already involved in designing its successor.
Separately, SemiAnalysis reports OpenAI engineers admitted they can no longer understand the assembly-level code AI generated for their in-house chip: OpenAI built a low-level kernel language, Gluon, atop Triton, where complex hardware instructions are fully AI-generated. The piece argues this dissolves Nvidia's CUDA moat — AI targets hardware directly — and turns hardware/software co-optimization into an opaque black box.
Related event: Two Engineers Plus AI Deliver a Working Chip in Two Weeks(2 posts)→
More from Infra
- 40-nm Memristor Chip Turns Conductance Drift Into a Feature, Beats A100 by 50-480x — maier_ak · 2026-09-01
- 40nm Neural-Dynamics Chip Uses Conductance Drift for 2.12ms Iteration Latency — maier_ak · 2026-09-01
- Qwen3.8 Flash hits 415 tok/s on dual DGX Sparks — NVIDIAAI · 2026-09-01
- OpenAI's 'Jalapeno' Chip Revealed: 1500 Tokens/s Throughput — firstadopter · 2026-09-01
- TensorSharp vs llama.cpp: Qwen 3.8 Flash Next Benchmarks — fuzhongkai · 2026-09-01
- Tencent Hunyuan AngelSlim: Compressing Hy4 Model to 214GB with Heterogeneous Inference — 腾讯混元 · 2026-09-01