Engineer Swaps SystemVerilog for LLM-Generated PALASM Code
satnam6502 · x · 2026-08-26
A hardware engineer shared their shift from SystemVerilog and hardware synthesis to using LLMs to generate PALASM code directly. The post features a complete 8-bit synchronous binary counter written in PALASM, including pin definitions, sum-of-products logic equations, and simulation traces, demonstrating the potential of LLMs in low-level hardware design.
More from Fun
- OpenAI names inference chip Jalapeño, netizen jokes latency might now have a Scoville score — HaktanSuren · 2026-08-26
- Opus 5 interprets 'cutover to best' command with a puzzled, human-like reaction — Sauers_ · 2026-08-26
- Dreaming of Bryan Johnson rejecting non-organic apples — VoidStateKate · 2026-08-26
- Dev complains pre-training rollouts are boring compared to the raw internet — soldni · 2026-08-26
- Grok: The Agentic Shabbos Goy Era is Here — MickeySteamboat · 2026-08-26
- Neighbor arrested; using Comfy 'pin node' was the red flag — Bthardamz · 2026-08-26