T-Head RISC-V adds Day 0 support for Qwen-3.8, C950 hits 30 tps
pstAsiatech · x · 2026-08-18
Alibaba's T-Head RISC-V team announced Day 0 support for the Qwen-3.8 model, specifically the 27B version.
Technical Details:
- Performance: The 64-core C950 CPU (with RVV support) achieves a decoding speed of 30 tps and a Time to First Token (TTFT) of 1.9s.
- Deployment: T-Head plans to use these chips in its own data centers for smaller model inference and for various edge applications.
- Integration: The C950 is paired with specialized AI accelerators like the Jiangyuan Technology D20 and Rockchip RK1828.
Significance: This move strengthens RISC-V's position in the AI PC and edge AI inference markets.
Related event: Alibaba's Xuantie C950 RISC-V CPU Runs Qwen 3.8B at 30 Tokens/s(2 posts)→
More from Embodied
- Tesla Roadster demo shows 0-60 mph in 0.81s and a brief hop with mid-air attitude control — op7418 · 2026-10-16
- Tesla Roadster 'flying car' demo draws skepticism: 2G cornering, questionable street value — lipeng0820 · 2026-10-16
- Beff Jezos shares demo: 'They finally solved parallel parking' — beffjezos · 2026-10-16
- Jet-powered robot's multi-nozzle control sparks debate on rescue use cases — op7418 · 2026-10-16
- Bezos on Tesla's hovering Roadster: 'The future should look like the future' — beffjezos · 2026-10-16
- Skild AI Crosses $100M ARR as CEO Says Robot Deployment Can't Be Outsourced — deepakpathak · 2026-10-16