LLM responds to Verilog query in detailed Chinese with fake citations
lonelyroom-eklaghor · reddit · 2026-08-17
A user shared a surprising interaction where an LLM responded to a Verilog programming question entirely in Chinese. The model provided a professional, well-formatted explanation about output reg vs output wire and SystemVerilog best practices, even including mock citation links. The user expressed amusement and confusion over the model's language switch.
More from Fun
- AI Character Video Stuns with Realistic Intonation and Improv — kyliebytes · 2026-08-17
- Man buys RC boat to teach rats a new sport — kscottz · 2026-08-17
- Opus 3 generates intense metaphor in fiction — repligate · 2026-08-17
- Claude gives wild output during math formalization — burny_tech · 2026-08-17
- Hand-coded LoRA but forgot what 'alpha' is — mariofilhoml · 2026-08-17
- Meme on how 'Kernel' means 8 completely different things in Computer Science — blelbach · 2026-08-17