Huawei’s 950 NPU reportedly uses 4 dies and separate SerDes dies
teortaxesTex · x · 2026-07-25
Huawei’s 950 NPU is being discussed as an unusually bold chip design:
- It reportedly uses SMIC rather than TSMC.
- The chip is multi-die with 4 dies, compared with 2 dies in Blackwell.
- Its SerDes are placed on separate dies, which may improve manufacturing yield.
- The poster argues the chip’s FLOPs per die are lower, but the architecture could still scale in surprising ways as Huawei ramps production.
More from Infra
- RTK Terminal Compression Cuts Tokens but Leaves Your AI Coding Bill Unchanged — Bartaseth · 2026-09-11
- SF Compute founder: buying compute is 'an absolutely awful experience' right now — IgorCarron · 2026-09-11
- SmolVM open-sources persistent computer infrastructure for agents that outlive chat sessions — aniketmaurya · 2026-09-11
- PyTorch Day Korea 2026 launches first offline conf, CFP closes Sept 13 — PyTorch · 2026-09-11
- Local LLM server dilemma: 4x CMP-170HX (price up 53% in 20 days) vs Mac Studio M5 Ultra — rumboll · 2026-09-11
- llama.cpp lands Flash Attention tuning for RDNA4, big prefill gains on AMD — pmttyji · 2026-09-11