Huawei’s 950 NPU reportedly uses 4 dies and separate SerDes dies
teortaxesTex · x · 2026-07-25
Huawei’s 950 NPU is being discussed as an unusually bold chip design:
- It reportedly uses SMIC rather than TSMC.
- The chip is multi-die with 4 dies, compared with 2 dies in Blackwell.
- Its SerDes are placed on separate dies, which may improve manufacturing yield.
- The poster argues the chip’s FLOPs per die are lower, but the architecture could still scale in surprising ways as Huawei ramps production.
More from Infra
- AI chip stacks are still wide open, with memory, networking, and optics left to improve — bookwormengr · 2026-07-25
- NVIDIA says it is partnering with Korea on chips, robotics and AI factories — nvidia · 2026-07-25
- ParseBench puts Claude Opus 5 near Opus 4.8 on docs, but cheaper rivals win on tables — llama_index · 2026-07-25
- Databricks says Genie Code beat three coding agents on 401 real tasks at $0.55 each — DbrxMosaicAI · 2026-07-25
- SGLang v0.5.16 adds DSpark, cuts GLM-5.2 KV memory and supports Inkling on day one — BanghuaZ · 2026-07-25
- Alphabet’s future spending commitments jump to $811B as Stripe reportedly weighs OpenRouter — 创业邦 · 2026-07-25