Huawei’s 950 NPU reportedly uses 4 dies and separate SerDes dies
teortaxesTex · x · 2026-07-25
Huawei’s 950 NPU is being discussed as an unusually bold chip design:
- It reportedly uses SMIC rather than TSMC.
- The chip is multi-die with 4 dies, compared with 2 dies in Blackwell.
- Its SerDes are placed on separate dies, which may improve manufacturing yield.
- The poster argues the chip’s FLOPs per die are lower, but the architecture could still scale in surprising ways as Huawei ramps production.
More from Infra
- 80% of the DIY LLM inference hype posters have already quit — it's brutally hard systems work — abhijithneil · 2026-09-11
- Hugging Face's Ultra Scale Playbook: a free book on training LLMs on GPU clusters — mdancho84 · 2026-09-11
- Is inference latency becoming the biggest bottleneck for production AI agents? — Euphoric_Sea632 · 2026-09-11
- LLM Serving Metrics Thread: Why TPOT and Uptime Make or Break User Experience — abhijithneil · 2026-09-11
- PlanetScale launches sharded Postgres: 768 servers acting as one, 1PB scale — dhruv2038 · 2026-09-11
- Can a 7900 XTX 24GB run Qwen locally? Reddit seeks ROCm tok/s benchmarks — thenomadexplorerlife · 2026-09-11