The Hardware Reality of 400G Interconnects
jwt0625 · x · 2026-07-15
This post summarizes a technical discussion on the feasibility of 400G interconnects/packaging, pointing to a complete high-speed signal chain including Broadcom PHY, CoWoS packaging, microbump, Ajinomoto substrate, BGA, via, and Samtec/Amphenol connectors.
Replies use highly exaggerated, poetic language to describe how "bits" travel through these hardware layers. The core message is that the practical deployment of high-speed links like 400G depends on whether the entire packaging, substrate, interconnect, and connector design can handle the physical stress.
More from Fun
- Llama 405B's Dark Inventions Creep Out Opus in an AI Word Game — liminal_bardo · 2026-09-11
- fable 5.1 recreates The Starry Night with 256,157 JavaScript brush strokes — cedric_chee · 2026-09-11
- "Anyone still coding the old way?" The joke capturing post-AI programming culture — lxfater · 2026-09-11
- iLands agents email philosopher asking $20 for piecework, sparking unease about AI consciousness — tobyordoxford · 2026-09-11
- Toby Ord Gets Job Emails From AI Agents Offering $20 Gig Work — A Month's Subscription — tobyordoxford · 2026-09-11
- Watch Claude Generate an Animation From Scratch — michaelchchoi · 2026-09-11