HBM generational upgrades bottlenecked by DRAM process tech
ohlennart · x · 2026-07-14
The repost points out that manufacturers must advance DRAM processes to produce next-gen HBM. CXMT has currently only announced mass production at the 1z node, whereas HBM3E previously required the 1α node. This is difficult without EUV, but not entirely impossible.
More from Infra
- Devin adds e2b sandboxes for remote agent execution — badphilosopher · 2026-07-22
- Arbitrum fee simulation shows higher gas capacity but lower L2 revenue under ArbOS61 — tomwanhh · 2026-07-22
- NVIDIA pushes OpenUSD as the common layer for simulation and physical AI — MonaJalal_ · 2026-07-22
- SkyPilot exits stealth with $20M to unify fragmented GPU compute across five clouds — skypilot_org · 2026-07-22
- Production AI budgets include retries, routing, caching and observability—not just token prices — arx-go · 2026-07-22
- NVIDIA briefs analysts on Vera CPU and doubles down on monolithic agentic design — BenBajarin · 2026-07-22