HBM generational upgrades bottlenecked by DRAM process tech
ohlennart · x · 2026-07-14
The repost points out that manufacturers must advance DRAM processes to produce next-gen HBM. CXMT has currently only announced mass production at the 1z node, whereas HBM3E previously required the 1α node. This is difficult without EUV, but not entirely impossible.
More from Infra
- 80% of the DIY LLM inference hype posters have already quit — it's brutally hard systems work — abhijithneil · 2026-09-11
- Hugging Face's Ultra Scale Playbook: a free book on training LLMs on GPU clusters — mdancho84 · 2026-09-11
- Is inference latency becoming the biggest bottleneck for production AI agents? — Euphoric_Sea632 · 2026-09-11
- LLM Serving Metrics Thread: Why TPOT and Uptime Make or Break User Experience — abhijithneil · 2026-09-11
- PlanetScale launches sharded Postgres: 768 servers acting as one, 1PB scale — dhruv2038 · 2026-09-11
- Can a 7900 XTX 24GB run Qwen locally? Reddit seeks ROCm tok/s benchmarks — thenomadexplorerlife · 2026-09-11