Moore Threads Post-Trains Qwen3.6 on Domestic Chips
teortaxesTex · x · 2026-07-10
The post states that Moore Threads used its in-house MTT S5000 chips to post-train Qwen3.6-27B. The model performs well in kernel engineering scenarios, with details mentioning the use of RL training methods.
More importantly, they tested the model on a MUSA-ported version of KernelBench, highlighting that the core focus of this news is the support for model post-training and engineering optimization provided by domestic computing power and software stacks.
More from Infra
- RTK Terminal Compression Cuts Tokens but Leaves Your AI Coding Bill Unchanged — Bartaseth · 2026-09-11
- SF Compute founder: buying compute is 'an absolutely awful experience' right now — IgorCarron · 2026-09-11
- SmolVM open-sources persistent computer infrastructure for agents that outlive chat sessions — aniketmaurya · 2026-09-11
- PyTorch Day Korea 2026 launches first offline conf, CFP closes Sept 13 — PyTorch · 2026-09-11
- Local LLM server dilemma: 4x CMP-170HX (price up 53% in 20 days) vs Mac Studio M5 Ultra — rumboll · 2026-09-11
- llama.cpp lands Flash Attention tuning for RDNA4, big prefill gains on AMD — pmttyji · 2026-09-11