Moore Threads Post-Trains Qwen3.6 on Domestic Chips
teortaxesTex · x · 2026-07-10
The post states that Moore Threads used its in-house MTT S5000 chips to post-train Qwen3.6-27B. The model performs well in kernel engineering scenarios, with details mentioning the use of RL training methods.
More importantly, they tested the model on a MUSA-ported version of KernelBench, highlighting that the core focus of this news is the support for model post-training and engineering optimization provided by domestic computing power and software stacks.
More from Infra
- Engram's random reads don't suit SSDs; CPU-memory over NVLink could serve all 72 GPUs — bookwormengr · 2026-09-11
- 80% of the DIY LLM inference hype posters have already quit — it's brutally hard systems work — abhijithneil · 2026-09-11
- Hugging Face's Ultra Scale Playbook: a free book on training LLMs on GPU clusters — mdancho84 · 2026-09-11
- Is inference latency becoming the biggest bottleneck for production AI agents? — Euphoric_Sea632 · 2026-09-11
- LLM Serving Metrics Thread: Why TPOT and Uptime Make or Break User Experience — abhijithneil · 2026-09-11
- PlanetScale launches sharded Postgres: 768 servers acting as one, 1PB scale — dhruv2038 · 2026-09-11