Moore Threads Post-Trains Qwen3.6 on Domestic Chips
teortaxesTex · x · 2026-07-10
The post states that Moore Threads used its in-house MTT S5000 chips to post-train Qwen3.6-27B. The model performs well in kernel engineering scenarios, with details mentioning the use of RL training methods.
More importantly, they tested the model on a MUSA-ported version of KernelBench, highlighting that the core focus of this news is the support for model post-training and engineering optimization provided by domestic computing power and software stacks.
More from Infra
- Tabul AI launches Metal TreeSHAP to speed up Shapley values on Apple silicon — Scobleizer · 2026-07-22
- DeepSeek-V4-Flash tops out at 770 tok/s on one B300 in a vLLM batch test — Moreh · 2026-07-22
- NVIDIA starts shipping 102.4 Tbps Spectrum-6 switches for Vera Rubin AI factories — nvidia · 2026-07-22
- Apple publishes SOC 3 audit reports for Private Cloud Compute — throwfaraway4 · 2026-07-22
- Reddit GPU renters say existing platforms only give you two of three: code, recovery, fair billing — legendpizzasenpai · 2026-07-22
- The Sandboxing Manifesto: Secure Execution Environments for Agents — spirosoik · 2026-07-22