Analyzing SMIC's DUV Process Defect Density
teortaxesTex · x · 2026-07-08
A post discusses the defect density of later-stage DUV lithography processes. The author notes that TSMC claimed a defect density of 0.09 in 2019. Drawing on SMIC's 6-year experience manufacturing Kirin chips with this process, the author conservatively uses a value of 0.15 in their calculations.
Related event: Analysis of Huawei Ascend Capacity and SMIC DUV Process(4 posts)→
More from Infra
- Engram's random reads don't suit SSDs; CPU-memory over NVLink could serve all 72 GPUs — bookwormengr · 2026-09-11
- 80% of the DIY LLM inference hype posters have already quit — it's brutally hard systems work — abhijithneil · 2026-09-11
- Hugging Face's Ultra Scale Playbook: a free book on training LLMs on GPU clusters — mdancho84 · 2026-09-11
- Is inference latency becoming the biggest bottleneck for production AI agents? — Euphoric_Sea632 · 2026-09-11
- LLM Serving Metrics Thread: Why TPOT and Uptime Make or Break User Experience — abhijithneil · 2026-09-11
- PlanetScale launches sharded Postgres: 768 servers acting as one, 1PB scale — dhruv2038 · 2026-09-11