Analyzing SMIC's DUV Process Defect Density
teortaxesTex · x · 2026-07-08
A post discusses the defect density of later-stage DUV lithography processes. The author notes that TSMC claimed a defect density of 0.09 in 2019. Drawing on SMIC's 6-year experience manufacturing Kirin chips with this process, the author conservatively uses a value of 0.15 in their calculations.
Related event: Analysis of Huawei Ascend Capacity and SMIC DUV Process(4 posts)→
More from Infra
- NVIDIA starts shipping 102.4 Tbps Spectrum-6 switches for Vera Rubin AI factories — nvidia · 2026-07-22
- Reddit GPU renters say existing platforms only give you two of three: code, recovery, fair billing — legendpizzasenpai · 2026-07-22
- The Sandboxing Manifesto: Secure Execution Environments for Agents — spirosoik · 2026-07-22
- Nothing phone mockup turns a film joke into a modular design meme — ZeYanjie · 2026-07-22
- Actual Computer says its inference stack is tuned for Nvidia’s consumer Blackwell lineup — markjeffrey · 2026-07-22
- Ben Bajarin says CPU demand is still being badly underestimated — BenBajarin · 2026-07-22